Memory Latency Level Configurability

This feature provides control to a signal flow designer over memory latency selected for objects. The SFD designer can configure the memory latency levels using GTT to optimize the MIPS requirement.

_________________

Rate this post!